

Fabrizio Ferrandi

Politecnico di Milano

Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB)

Via Ponzio 34/5, 20133 Milan, Italy.

fabrizio.ferrandi@polimi.it

<http://ferrandi.faculty.polimi.it>

PUBLICATIONS STATS:

Journals

24 Journals: 12 ACM/IEEE Transactions

Conferences

120 papers: 1DAC, 4 ICCAD, 1 FPGA, 1 ITC, 11 DATE, 6 ASPDAC, 4 CODES/ISSS.

Book Chapters

12 book chapter contributions.

BIBLIOMETRICS INDEXES

Google scholar:

2267 number of citations,

26 h-index,

Most cited paper: 201 Nane Razvan, Sima Vlad-Mihai, Pilato Christian, Choi Jongsok, Fort Blair, Canis Andrew, Chen Yu Ting, Hsiao Hsuan, Brown Stephen, Ferrandi Fabrizio, Anderson Jason, Bertels Koen. A Survey and Evaluation of FPGA High-Level Synthesis Tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, p. 1591-1604, 2016.

Scopus:

18 h-index, 133 documents, 1240 citations.

EDUCATION

- Ph.D. in Information and Automation engineering at Politecnico di Milano, Italy. Sept 1997. Title: “Metodologie di supporto alla progettazione di sistemi digitali testabili”, Advisor: Prof. Donatella Sciuto. The thesis was partially supported by a governmental scholarship received from Ministero dell'Istruzione, dell'Università e della Ricerca (MIUR).
- Laurea cum laude in Electronic Engineering at Politecnico di Milano, Italy. Oct 1992. Thesis title: “Analisi della collaudabilità per architetture VLSI: metodologie per una valutazione automatica”, Advisor Prof. Mariagiovanna Sami. The thesis was partially supported by a grant received from ITALTEL SIT.

PROFESSIONAL EXPERIENCE

- 2002-present Associate Professor at the Dipartimento di Elettronica e Informazione, Faculty of Engineering, Politecnico di Milano.
- 1999-2002 Assistant professor at the Dipartimento di Elettronica e Informazione, Faculty of Engineering, Politecnico di Milano.
- 1998-99 " Research Assistant" at Dipartimento di Elettronica e Informazione, Politecnico di Milano.
- 1994-2001 Contract professor of Fundamental of Computer Science, Faculty of Engineering, at the University Cattaneo (LIUC), Varese.
- 1996-99 Contract professor of Fundamental of Computer Science, Faculty of Economy, at the University Cattaneo (LIUC), Varese.
- 1992-93, 1997-98 Consultant for the Dipartimento di Elettronica e Informazione, Politecnico di Milano.

RESEARCH INTERESTS

- Methodologies for the high-level synthesis of C based specification on FPGA-based platforms
- Methodologies for high-performance computing on FPGA based platforms
- Methodologies for synthesis of dynamically reconfigurable systems on FPGA-based platforms
- Methodologies for synthesis and optimization of complex VLSI designs
- Methodologies for testing and verifying complex VLSI devices
- System-level modeling, specification and verification through simulation of hardware/software systems
- Methodologies for design space exploration and partitioning of system-level specifications based on static and dynamic metrics in order to identify the best hardware/software mapping and software tasks allocation on multiprocessor platforms
- Methodologies and tools for synthesis and simulation of multi-processor-based platforms

AWARDS

- Best Paper Award EURO-VHDL '96 for the paper titled “BDD-based Testability Estimation of VHDL Designs” presented at IEEE/ACM European Design Automation Conference and Euro-VHDL, Ginevra, Switzerland, September 16-20 1996.
- PhD thesis awarded with “1997 Prize for Engineering and Technology – THE DIMITRIS N.CHORAFAS FOUNDATION”, 26-08-1997.
- Best Paper Award DATE '99 for the paper titled “Symbolic functional vector generation for VHDL specifications” presented at IEEE/ACM DATE '99 – Design, Automation and Test in Europe, Munich, Germany, March 9-12 1999.

PROFESSIONAL ACTIVITIES

- Steering Committee member of International Conference on Field Programmable Logic and Applications (FPL) since 2011.

- General Chair of International Conference on Field Programmable Logic and Applications (FPL), 2010.
- General Chair of Workshop on Exploiting Regularity in the Design of IPs, Architectures and Platforms –2011.
- Topic Chair or Co-Chair in different subcommittees of Design Automation and Test in Europe (DATE) from 2006 to 2018.
- Topic Co-Chair of “Synthesis and design space exploration” subcommittee of International Conference on Hardware/Software Codesign and System Synthesis (ISSS-CODES) 2011.
- TPC member of ISIS-1997, IC-SAMOS-2006-08, NAS2010, DATE2006-18, GLSVLSI-2011, ISSS-CODES-2006-2019, ReConFig-2012-17, ARCS-2012-2018, VIPES-2013-15, DAC-2013-15, ASP-DAC-2017-19, CF-2016-2018, FPL-2010-19, ICCD19

TUTORIALS

- “BAMBU: An open-source framework for research in high-level synthesis” at 27th International Conference on Field-Programmable Logic and Applications, Ghent, Belgium (September 2017).
- “BAMBU: An open-source framework for research in high-level synthesis” at International Conference on Field-Programmable Technology, Melbourne Australia (December 2017).
- PNNL-2019 Workshop – “Bambu: FPGA Programming for Complex Parallel Applications”, Richland, WA USA, February 2019.

TEACHING

2003-2018 LOGIC DESIGN - Computer Engineering - Undergraduate level.

2014-present DIGITAL SYSTEMS DESIGN METHODOLOGIES - Computer Engineering - Master level. Taught in English.

2013-present ADVANCED ALGORITHMS AND PARALLEL PROGRAMMING - Computer Engineering - Master level. Taught in English.

Member of “Collegio docenti dottorato - INGEGNERIA DELL'INFORMAZIONE” of Politecnico di Milano from 01-01-2004 al 31-12-2009.

I taught a PhD course titled “Algoritmi e strutture dati per la progettazione e la verifica di sistemi complessi/ Algoritmi per la Progettazione VLSI” - INGEGNERIA DELL'INFORMAZIONE from 2004 to 2009.

OPEN SOURCE PROJECTS

I started the PandA project in 2004. Within this framework I'm actively working on methodologies supporting high-level synthesis of hardware accelerators, on parallelism extraction for embedded systems, on hardware/software partitioning and mapping, on metrics for performance estimation of embedded software applications and on dynamic reconfigurable devices.

From time to time, I contributed to the FloPoCo project. FloPoCo is a generator of arithmetic cores (Floating-Point Cores, but not only) for FPGAs (but not only). FloPoCo has been even successfully integrated into the high-level synthesis tool bambu distributed with PandA framework.

EUROPEAN COMMISSION PROJECTS

I worked in these European funded projects as researcher:

- REQUEST – Reuse and quality estimation: advanced VHDL based design methodology for quick system development
- ICODES – Interface and Communication based Design of Embedded Systems
- hArtes – Holistic Approach to Reconfigurable Real Time Embedded Systems
- Synaptic – SYNthesis using Advanced Process Technology Integrated in regular Cells, IPs, architectures, and design platforms
- Faster – Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration
- SAVE – Self-Adaptive Virtualization-Aware High-Performance/Low-Energy Heterogeneous System Architectures
- HERMES-SP – H2020 Hermes Scientific Pathfinder

In addition, in Synaptic I worked as scientific coordinator for Politecnico di Milano.

EUROPEAN SPACE AGENCY PROJECTS

In the following ESA projects, I've worked as scientific coordinator/advisor:

- ESA/ESTEC/Contract No. 22167/09/NL/JK. Cache Optimization for LEON Analysis (COLA) (2010).
- ESA/ESTEC/Contract N. 4000100797 – Development of methodologies and tools for predictable, real-time LEON-DSP based embedded systems (2011).
- ESA/ESTEC/Contract Call-Off Order 4 “Multicore and Schedulability Analysis” for TASTE project (2014).
- ESA/ESTEC/ 4000121154/17/NL/LF – Compact Reconfigurable Avionics Model Based Avionic Design (2019).

NATIONAL PROJECTS

I coordinated in the context of “Progetto Giovani Ricercatori” the research titled “Definizione di una metodologia di collaudo per dispositivi elettronici descritti a livello algoritmico” and funded by Politecnico di Milano, 2000.

I was scientific coordinator for Politecnico di Milano of project “Nu-Specs (nu-tech speech engine with CUDA support)” – Bando 2008 giovane tecnologo-Intervento 1.1.1.04.03 – Marche innovazione

I'm involved in an ASI funded project named Hermes Technological Pathfinder which involves two Polimi departments DEIB and DAER.

OTHER PROJECTS

I'm Co-Principal Investigator on project "Design Automation for Data Analytics" accepted in the Intel Hardware Accelerator Research Program v2. Started 24-11-2016 and jointly developed with Pacific Northwest National Laboratory.

I'm Co-Principal Investigator on project "Hardware parallelization of cores accessing memory with irregular access patterns" accepted in the Intel Hardware Accelerator Research Program v2. Started 24-11-2016.

JOURNAL PUBLICATIONS

- [A1] M.Bombana, G.Buonanno, P.Cavalloro, F.FERRANDI, D.Sciuto, G.Zaza, "ALADIN: A Multi-Level Testability Analyzer for VLSI System Design", *IEEE Transaction on Very Large Scale Integration (VLSI) Systems*, vol. 2, no. 2, June 1994, pp. 157-171.
- [A2] F.FERRANDI, "Reduction of Fault Detection Costs through a BDD Formalism", *Microprocessing and Microprogramming (The EUROMICRO Journal)*, vol. 8 n. 40 Ed. Elsevier Science, 1994, pp. 841-844.
- [A3] C.Bolchini, G.Buonanno, F.FERRANDI, D.Sciuto, M.Bombana, P.Cavalloro, "A Wafer Level Testability Approach Based on an Improved Scan Insertion Technique", *IEEE - Transaction on Components, Packaging, and Manufacturing Technology Part B; Advanced Packaging*, vol. 18, no. 3, August 1995, pp. 438-447.
- [A4] F.FERRANDI, F.Fummi, E.Macii, M.Poncino, D.Sciuto, "Testing Core-Based Digital Systems: A Symbolic Methodology", *IEEE - Design & Test of Computers*, vol. 14, no. 4, October-December 1997, pp. 69-77.
- [A5] F.FERRANDI, F.Fummi, E.Macii, M.Poncino, D.Sciuto, "Symbolic optimization of interacting controllers based on redundancy identification and removal", *IEEE - Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 7, July 2000, pp. 760-772.
- [A6] A. Antola, F. FERRANDI, V. Piuri, M. Sami, "Semi-Concurrent Error Detection in Data Paths", *IEEE - Transactions on Computers*, vol. 50, no. 5, May 2001, pp. 449-465.
- [A7] R. Cordone, F.FERRANDI, D. Sciuto, R. Wolfler Calvo, "An Efficient Heuristic Approach to Solve the Unate Covering Problem" *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 20, n. 12, December 2001, pp. 1377 – 1388.
- [A8] F.FERRANDI, F.Fummi, D.Sciuto, "Test Generation and Testability Alternatives Exploration of Critical Algorithms for Embedded Applications" *IEEE Transactions on Computers*, Volume: 51 Issue: 2 , Feb. 2002 Page(s): 200 –215.
- [A9] G. Biasoli, F.FERRANDI, A. Fin, F.Fummi, D.Sciuto "Behavioral Test Generation for the Selection of BIST Logic" *Journal of Systems Architecture*, Elsevier Science Publisher, Vol.47, no.10, 2002.
- [A10] Ferrandi, F.; Fummi, F.; Pravadelli, G.; Sciuto, D.; "Identification of design errors through functional testing" *IEEE Transactions on Reliability*, Volume: 52 , Issue: 4 , Dec. 2003 Pages:400 – 412.
- [A11] Bruschi F.; Ferrandi, F.; Sciuto, D.; "A Framework for the Functional Verification of SystemC Models" *International Journal of Parallel Programming*. Publisher: Springer Science+Business Media B.V , vol. 33, Dec. 2005, pp. 667-695.
- [A12] Christian Pilato, Antonino Tumeo, Gianluca Palermo, Fabrizio Ferrandi, Pier Luca Lanzi, and Donatella Sciuto. "Improving evolutionary exploration to area-time optimization of FPGA designs". *Journal of Systems Architecture*, Volume 54, Issue 11, November 2008, Pages 1046-1057.
- [A13] K. Bertels, V.M. Sima, Y. Yankova, G. Kuzmanov, W. Luk, J.G.F. Coutinho, F. Ferrandi, C. Pilato, M. Lattuada, D. Sciuto, A. Michelotti. hArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms. *IEEE Micro*, vol. 30, p. 88-97, 2010.

- [A14] Ferrandi F., Lanzi P.L., Pilato C., Sciuto D., Tumeo A. Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 29, p. 911-924, 2010.
- [A15] S. Cecchi, A. Primavera, F. Piazza, F. Bettarelli, E. Ciavattini, R. Toppi, J.G.F. Coutinho, W. Luk, C. Pilato, F. Ferrandi, V.M. Sima, K. Bertels. The hArtes CarLab: A New Approach to Advanced Algorithms Development for Automotive Audio. *AES*, vol. 59, p. 858-869, 2011.
- [A16] Lattuada Marco, Pilato Christian, Ferrandi Fabrizio. Performance Estimation of Task Graphs Based on Path Profiling. *International Journal of Parallel Programming*, vol. 44, p. 1-37, 2015.
- [A17] Marco Lattuada, Fabrizio Ferrandi. Modeling Resolution of Resources Contention in Synchronous Data Flow Graphs. *Journal of Signal Processing Systems for Signal, Image, and Video Technology*, vol. 80, p. 39-47, 2015.
- [A18] Nane Razvan, Sima Vlad-Mihai, Pilato Christian, Choi Jongsok, Fort Blair, Canis Andrew, Chen Yu Ting, Hsiao Hsuan, Brown Stephen, Ferrandi Fabrizio, Anderson Jason, Bertels Koen. A Survey and Evaluation of FPGA High-Level Synthesis Tools. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, p. 1591-1604, 2016.
- [A19] Fezzardi, Pietro, Lattuada, Marco, Ferrandi, Fabrizio. Using Efficient Path Profiling to Optimize Memory Consumption of On-Chip Debugging for High-Level Synthesis. *ACM Transactions on Embedded Computing Systems*, vol. 1, p. 1-19, 2017.
- [A20] Lattuada Marco, Ferrandi Fabrizio. Exploiting Vectorization in High Level Synthesis of Nested Irregular Loops. *Journal of Systems Architecture*, vol. 75, p. 1-14, 2017.
- [A22] Lattuada, Marco, Ferrandi, Fabrizio, Perrotin, Maxime. Data Transfers Analysis in Computer Assisted Design Flow of FPGA Accelerators for Aerospace Systems. *IEEE Transactions on Multi-Scale Computing Systems*, vol. 4, p. 3-16, 2018.
- [A23] Pietro Fezzardi, Christian Pilato, Fabrizio Ferrandi. Enabling Automated Bug Detection for IP-based Designs using High-Level Synthesis. *IEEE Design & Test*, 35(5), pp. 54-62, 2018.
- [A24] Marco Lattuada and Fabrizio Ferrandi. 2019. A Design Flow Engine for the Support of Customized Dynamic High Level Synthesis Flows. *ACM Transactions on Reconfigurable Technology and Systems*. 1, 1 (Accepted July 2019), 24 pages.

CONFERENCES PUBLICATIONS

- [B1] M.Bombana, G.Buonanno, P.Cavalloro, F.Ferrandi, D.Sciuto, G.Zaza, "An Expert Solution to Functional Testability Analysis of VLSI Circuits", Proc. SEKE 93 – 5th International Conference on Software Engineering and Knowledge Engineering, San Francisco, California, USA, June 16-18 1993, pp. 263-265.
- [B2] M.Bombana, G.Buonanno, P.Cavalloro, F.Ferrandi, D.Sciuto, G.Zaza, "Reduction of Fault Detection Cost through Testable Design of Sequential Architectures with Signal Feedbacks", Proc. IEEE DFT 93 – IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, Venice, Italy, October 27-29 1993, pp. 223-230.
- [B3] M.Bombana, G.Buonanno, P.Cavalloro, F.Ferrandi, D.Sciuto, G.Zaza, "Cycles Analysis for Testability of WSI Sequential Architectures", Proc. IEEE WSI 94 – 6th IEEE International Conference on Wafer Scale Integration, San Francisco, California, USA, January 19-21 1994, pp.188-197.
- [B4] D.Sciuto, C.Bolchini, G.Buonanno, F.Ferrandi, M.Bombana, P.Cavalloro, G.Zaza "Towards WSI Testable Devices: an Improved Scan Insertion Technique" Proc. IEEE WSI 95 – 7th IEEE International Conference on Wafer Scale Integration, San Francisco, California, USA, January 18-20 1995, pp. 339-348.

- [B5] C.Bolchini, G.Buonanno, F.Ferrandi, D.Sciuto, M.Bombana, P.Cavalloro, "Assessment of functional testability properties from VHDL descriptions" Proc. VHDL-FORUM EUROPE Spring '95 - Working Conference, Nantes, France, April 24-25 1995, pp. 84-95.
- [B6] G.Buonanno, F.Ferrandi, D.Sciuto, "Data-Path Efficient Testability Analysis Based on BDDs", Proc. IEEE ISCAS '95 – IEEE International Symposium on Circuits and Systems, Seattle, Washington, USA, April 29 - May 3 1995, pp. 2012-2015.
- [B7] F.Ferrandi, F.Fummi, E.Macii, M.Poncino, D.Sciuto, "Test Generation for Networks of Interacting FSMs Using Symbolic Techniques", Proc. IEEE GLS-VLSI '96 – The 6th Great Lake Symposium on VLSI, Ames, Iowa, USA, March 22-23 1996, pp. 208-213.
- [B8] F.Ferrandi, F.Fummi, E.Macii, M.Poncino, D.Sciuto, "Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques", Proc. ACM/IEEE DAC – 33rd ACM/IEEE Design Automation Conference, Las Vegas, Nevada, USA, June 3-7 1996, pp. 467-470.
- [B9] F.Ferrandi, F.Fummi, E.Macii, M.Poncino, D.Sciuto, "BDD-Based Testability Estimation of VHDL Designs", Proc. IEEE EURO-DAC '96 – European Design Automation Conference and EURO-VHDL, Geneva, Switzerland, Sept. 16-20 1996, pp. 444-449. Best Paper Award EURO-VHDL '96.
- [B10] F.Ferrandi, F.Fummi, E.Macii, M.Poncino, D.Sciuto, "Simplifying Sequential Gate-Level Test Generation Through Exploitation of High-Level Information", Proc. ETW '96 – IEEE European Test Workshop, Sete Montpellier, France, June 12-14, 1996, pp. 154-158.
- [B11] F.Ferrandi, F.Fummi, R.Bevacqua, L.Guerrazzi, "Implicit Test Sequences Compaction for Decreasing Test Application Cost", Proc. IEEE ICCD '96 – IEEE International Conference on Computer Design: VLSI in Computers, and Processors, Austin, Texas, USA, Oct. 7-9 1996, pp. 384-389.
- [B12] F.Ferrandi, F.Fummi, R.Bevacqua, L.Guerrazzi, "Sequential Test Compaction for Test Embedding", Proc. OLTW '96 – 2nd IEEE International On-Line Testing Workshop, San-Jean De-Luz Biarritz, France, July 8-10 1996, pp. 229-230.
- [B13] G.Buonanno, F.Ferrandi, D.Sciuto, "Testability Analysis of Pipelined Data Path", Proc. IEEE ISIS '96 – IEEE International Conference on Innovative System in Silicon, Austin, Texas, U.S.A, October 9-11, 1996, pp. 259-268.
- [B14] M.Bombana, P.Cavalloro, F.Ferrandi, "Good Practice for Property Verification in the design of Telecom Applications", Proc. ACM/IEEE ASP-DAC '97 – ACM/IEEE Asia and South Pacific Design Automation Conference, Chiba, Japan, January 28-31 1997, pp. 167-172.
- [B15] G.Buonanno, F.Ferrandi, L.Ferrandi, F.Fummi, D.Sciuto, "How an "Evolving" Fault Model Improves the Behavioral Test Generation", Proc. IEEE GLS-VLSI '97 – The 7th Great Lake Symposium on VLSI, Ames, Iowa, USA, March 22-23 1997, pp.124-129.
- [B16] A.Allara, M.Bombana, P.Cavalloro, F.Ferrandi, "Requirements and experiences for formal design of telecom systems", Proc. Workshop on Formal Design of Safety Critical Embedded Systems, Munich, Germany, April 16-18 1997.

- [B17] G.Buonanno, F.Ferrandi, F.Fummi, D.Sciuto, P.Cavalloro,
“An Extended Testing Methodology for VHDL Based High-Level Design”,
Proc. VHDL Forum for CAD in Europe,
Toledo, Spain, April 20-25 1997, pp. 63-74.
- [B18] M.Bacis, G.Buonanno, F.Ferrandi, F.Fummi, L.Gerli, D.Sciuto,
“Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels”,
Proc. IEEE ICCD '97 – IEEE International Conference on Computer Design: VLSI in Computers and
Processors,
Austin, Texas, 13-15 October, 1997, pp. 654-659.
- [B19] F.Ferrandi, F.Fummi, E.Macii, M.Poncino, D.Sciuto,
“Power Estimation of Behavioral VHDL Descriptions”,
Proc. IEEE DATE '98 – Design, Automation and Test in Europe,
Paris, France, February 24-26, 1998, pp. 762-766.
- [B20] F.Ferrandi, F.Fummi, L.Pozzi, M.Sami,
“Configuration-Specific Test Pattern Extraction for Field Programmable Gate Arrays”,
Proc. IEEE DFT '97 – IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems,
Paris, France, October 20-22, 1997, pp. 85-93.
- [B21] F.S.Bietti, F.Ferrandi, F.Fummi, D.Sciuto,
“VHDL Testability Analysis based on Faults Clustering and Implicit Faults Injection”,
Proc. IEEE GLS-VLSI '98 – The 8th Great Lakes Symposium on VLSI,
Lafayette, Louisiana, 19-21 February, 1998, pp. 237-242.
- [B22] F.Ferrandi, A.Macii, E.Macii, M.Poncino, R.Scarsi, F.Somenzi,
“Layout-oriented Synthesis of PTL Circuits based on BDDs”,
Proc. IWLS'98 – 1998 IEEE/ACM International Workshop on Logic Synthesis,
Lake Tahoe, California, 7-10 June , 1998.
- [B23] M.Bombana, P.Cavalloro, F.Ferrandi, F.Fummi, D.Sciuto,
“Implicit Testability Techniques for VHDL Based ASIC Design”,
Proc. ETW'98 – IEEE European Test Workshop,
Barcelona, Spain, May 27-29, 1998, pp. 133-134.
- [B24] F.Ferrandi, F.Fummi, D.Sciuto,
“Behavioral Test Generation for Test Embedding”,
Proc. IOLTW '98 – 4th IEEE Int. On-Line Testing Workshop,
Capri, Italy, July 6-8, 1998, pp. 100-104.
- [B25] D.Corvino, I.Epicoco, F.Ferrandi, F.Fummi, D.Sciuto,
“Controller and Data-Path Separation by VHDL Restructuring”,
Proc. Forum on Design Languages – FDL'98: VHDL Users' Forum in Europe (VUFE),
Lausanne, Switzerland, Sept. 7-11 1998, pp. 237-243.
Selezionato fra i migliori articoli della conferenza e invitato per la pubblicazione su libro edito da Kluwer
Academic Publishers.
- [B26] M.Bombana, P.Cavalloro, F.Ferrandi, F.Fummi, D.Sciuto,
“The REQUEST Testability methodology for VHDL based ASIC design”,
Proc. Forum on Design Languages – FDL'98: VHDL Users' Forum in Europe (VUFE),
Lausanne, Switzerland, Sept. 7-11 1998, pp. 209-215.
- [B27] D.Corvino, I.Epicoco, F.Ferrandi, F.Fummi, D.Sciuto,
“Automatic VHDL Restructuring for RTL Synthesis Optimization and Testability Improvement”,
Proc. IEEE ICCD '98 – IEEE International Conference on Computer Design: VLSI in Computers and
Processors,
Austin, Texas, USA, Oct. 5-7 1998, pp. 436-441.

- [B28] F.Ferrandi, F.Fummi, D.Sciuto,
“Implicit Test Generation for Behavioral VHDL Models”,
Proc. IEEE ITC’98 – IEEE International Test Conference,
Washington, D.C., USA, Oct. 18-23, 1998, pp. 587-596.
- [B29] F.Ferrandi, A.Macii, E.Macii, M.Poncino, R.Scarsi, F.Somenzi,
“Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits Symbolic Algorithms for
Layout-Oriented PTL Synthesis”,
Proc. ACM/IEEE ICCAD’98 – ACM/IEEE International Conference on Computer-Aided Design,
San Jose, CA, November 8 - 12, 1998, pp. 235 -241.
- [B30] F.Ferrandi, F.Fummi, L.Gerli, D.Sciuto,
“Symbolic functional vector generation for VHDL specifications”
Proc. IEEE DATE ’99 – Design, Automation and Test in Europe,
Munich, Germany, March 9-12,1999, pp. 442-446.
Best Paper Award DATE ’99.
- [B31] M.Brera, F.Ferrandi, D.Sciuto, F. Fummi,
“Increase the Behavioral Fault Model Accuracy Using High-Level Synthesis Information”,
Proc. IEEE DFT 99 – IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems,
Albuquerque, New Mexico, November 1-3, 1999, pp. 174-180.
- [B32] R. Cordone, F.Ferrandi, D. Sciuto, R. Wolfler Calvo,
“An Efficient Heuristic Approach to Solve the Unate Covering Problem”
Proc. IEEE DATE 2000 – Design, Automation and Test in Europe,
Paris, Franch, March 27 - 30, 2000, pp. 364-371.
- [B33] F. Ferrandi, G. Ferrara, G. Fornara, F. Fummi, D. Sciuto,
“Testability Alternatives Exploration through Functional Testing”,
Proc. IEEE VTS 2000 – 18th IEEE VLSI Test Symposium,
Montreal, Canada, April 30- May 4, 2000, pp. 124-129.
- [B34] F. Ferrandi, A.Fin, F.Fummi, D.Sciuto,
“An Application of Genetic Algorithms and BDDs to Functional Testing”,
Proc. IEEE ICCD’00 – IEEE International Conference on Computer Design: VLSI in Computers and
Processors,
Austin, Texas, September 17-20, 2000, pp.48-56.
- [B35] G. Biasoli, F. Ferrandi, A.Fin, F.Fummi, D.Sciuto,
“BIST Architectures Selection Based on Behavioral Testing”,
Proc. IEEE DFT’00 – IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems,
Yamanashi, Japan, October 25-27, 2000, pp. 292-298.
- [B36] M. Beardo, F. Bruschi, F. Ferrandi, D. Sciuto,
“An Approach to Functional Testing of VLIW Architectures”,
Proc. IEEE HLDVT’00 – 5th IEEE International Workshop on High Level Design Validation and Test,
Berkeley, California, USA, November 8-10, 2000, pp. 29-33.
- [B37] F. Ferrandi, G. Ferrara, D. Sciuto, A. Fin, F. Fummi,
“Functional Test Generation for Behaviorally Sequential Models”,
Proc. IEEE DATE 2001 – Design, Automation and Test in Europe,
Munich, Germany, March 13-16, 2001, pp. 403-410.
- [B38] A. Allara, M. Bombana, P. Cavalloro F. Ferrandi,
“Requirements for synthesis-oriented modeling in SystemC”,
Proc. FDL’01 – Forum on Design Languages,
Lyon, France, September 3-7, 2001.
- [B39] F. Ferrandi, M. Rendine, D. Sciuto,
“Functional verification for SystemC descriptions using constraint solving”,
Proc. IEEE DATE 2002 – Design, Automation and Test in Europe,
Paris, France, March 4-8, 2002.

- [B40] F. Bruschi, M. Chiamenti, F. Ferrandi, D. Sciuto,
“Error simulation based on the SystemC design description language”,
Proc. IEEE DATE 2002 – Design, Automation and Test in Europe,
Paris, France, March 4-8, 2002.
- [B41] M. Bombana, F. Bruschi, F. Ferrandi, D. Sciuto,
“SystemC Specification of a Telecom PCI-compatible Interface”,
Proc. IEEE DATE 2002 – Design, Automation and Test in Europe,
Paris, France, March 4-8, 2002.
- [B42] Francesco Bruschi, F. Ferrandi
“Synthesis of complex control structures from behavioral SystemC models”
Proc. IEEE DATE 2003 – Design, Automation and Test in Europe,
Munich, Germany, March 3-7, 2003, pp. 112-117.
- [B43] Fabrizio Ferrandi, Pier Luca Lanzi, and Donatella Sciuto.
“Mining Interesting Patterns from Hardware-Software Codesign Data with the Learning Classifier System
XCS”.
Proc. IEEE CEC 2003 – Congress on Evolutionary Computation,
Canberra, Australia, 9-12 December 2003, pp. 1486–1492.
- [B44] F. Ferrandi, Pier Luca Lanzi, Donatella Sciuto, Mara Tanelli
“System-level metrics for hardware/software architectural mapping”
Proc. 2nd IEEE International Workshop on Electronic Design, Test and Applications (DELTA 2004),
Perth, Australia, 28-30 January 2004, pp. 231-236.
- [B45] F. Ferrandi, Pier Luca Lanzi, Donatella Sciuto,
”System Level Hardware-Software Design Exploration with XCS”
In Proceedings of the Genetic and Evolutionary Computation Conference (GECCO’04), pp. 763-773.
- [B46] F. Ferrandi, Marco D. Santambrogio, Donatella Sciuto,
”A Design Methodology for Dynamic Reconfiguration: The Caronte Architecture”,
In Proceedings of the 12th Reconfigurable Architectures Workshop (RAW 2005),
Denver, Colorado, USA, April 4 - 5, 2005. pp. 163b-167b.
- [B47] Donato A., Ferrandi F., Redaelli M., Santambrogio M.D., Sciuto D.
“Caronte: A Complete Methodology for the Implementation of Partially Dynamically Self-Reconfiguring
Systems on FPGA Platforms.”.13th Annual IEEE Symposium on Field-Programmable Custom Computing
Machines FCCM 2005. (pp. 321-322).
- [B48] A. Donato, F. Ferrandi, M. Redaelli, M. D. Santambrogio, D. Sciuto.
“Operating system support for dynamically reconfigurable SoC architectures”,
IEEE International SOC Conference – IEEE-SOCC 2005, Washington (DC), USA, Sep 25-28, 2005. (pp. 233-
238). doi:10.1109/SOCC.2005.1554501.
- [B49] A. Donato, F. Ferrandi, M. Redaelli, M. D. Santambrogio, D. Sciuto.
“Exploiting partial dynamic reconfiguration for SoC design of complex application on FPGA platforms.”,
IFIP International conf. on Very Large Scale Integration. Perth, Australia. October 17-19 2005, pp. 179-184.
Selezionato fra i migliori articoli della conferenza e invitato per la pubblicazione su un libro edito da Springer
Verlag ([C5]).
- [B50] F. Ferrandi, M. Redaelli, M. D. Santambrogio, D. Sciuto.
“Solving the Coloring Problem to Schedule on Partially Dynamically Reconfigurable Hardware.”,
IFIP International conf. on Very Large Scale Integration, pp. 97-102s, 17-19 October 2005.
- [B51] R. Cordone, F. Ferrandi, G. Palermo, M. D. Santambrogio, D. Sciuto,
“Using Speculative Computation and Parallelizing Techniques to Improve Scheduling of Control based
Designs”,
Proc. 11th IEEE/ACM Asia and South Pacific Design Automation Conference, ASP-DAC 2006,
January 2006, pp. 898-904.

- [B52] S. Borgio, D. Bosisio, Ferrandi F., M. D. Santambrogio, D. Sciuto, A. Tumeo.
“Hardware DWT accelerator for MultiProcessor System On-Chip on FPGA”.
Proc. IEEE Int. Conf. SAMOS VI: Embedded Computer Systems: Architectures, MOdeling, and Simulation,
Samos (Greece), July 17-20, 2006, pp.107-114.
- [B53] Ferrandi F., M. Morandi, M. Novati, M. D. Santambrogio, D. Sciuto.
“Dynamic Reconfiguration: Core Relocation via Partial Bitstreams Filtering with Minimal Overhead”.
Proc. International Symposium on System-on-Chip 2006,
Tampere (Finland), November 13-16, 2006, pp. 33-36.
- [B54] Ferrandi F., Ferrara G, Palazzo R, Rana V, Santambrogio M.D.
“VHDL to FPGA automatic IP-Core generation: a case study on Xilinx design flow”.
Proc. Int. Parallel and Distributed Processing Symp. - Reconfigurable Architecture Workshop – RAW.
Rhodes Island (Greece), 2- 29 April 2006. pp. 219-219.
- [B55] Ferrandi F., A. Mele, V. Rana, M. D. Santambrogio, D. Sciuto.
“A Caronte-oriented approach to a network-based educational infrastructure”.
Proc. European Workshop on Microelectronics Education EWME-2006,
Stockholm (Sweden), June 8-9 2006, pp. 133-136.
- [B56] C. Amicucci, Ferrandi F., M. D. Santambrogio, D. Sciuto.
“SyCERS: a SystemC Design Exploration Framework for SoC Reconfigurable Architecture”.
Proc. Int. Conference on Engineering of Reconfigurable Systems & Algorithms,
Las Vegas, Nevada, USA, June 26-29, 2006, pp. 63-69.
- [B57] T. Gravagnoli, Fabrizio Ferrandi, P. L. Lanzi, D. Sciuto,
“Automatic Test Pattern Generation with BOA”,
Proc. PPSN 2006 9th International Conference on Parallel Problem Solving from Nature,
Reykjavik (Iceland), 9-13 September 2006, pp. 423-432.
- [B58] F. Bruschi, F. Ferrandi,
“A systemC based framework for the early evaluation of communication architectures”,
Proc. Forum on Specification & Design Languages, FDL’06,
Darmstadt (Germany), 19-22 September 2006, pp. 319-326.
- [B59] Tumeo A, Monchiero M, Palermo G, Ferrandi F., Sciuto D.
“A Design Kit for a Fully Working Shared Memory Multiprocessor on FPGA”.
Proc. ACM Great Lakes Symposium on VLSI.
Stresa-Lago Maggiore (Italy). March 11–13, 2007, pp. 219 – 222.
- [B60] S. Corbetta, Ferrandi F., M. Morandi, M. Novati, M. D. Santambrogio, D. Sciuto.
“Two Novel Approaches to Online Partial Bitstream Relocation in a Dynamically Reconfigurable System”.
Proc. IEEE Computer Society Annual Symposium on VLSI.
Porto Allegre (Brasil), May 09 - 11, 2007, pp. 457-458.
- [B61] A. P. E. Rosiello, Ferrandi F., D. Pandini, D. Sciuto.
“A Hash-based Approach for Functional Regularity Extraction During Logic Synthesis”.
Proc. of the IEEE Computer Society Annual Symposium on VLSI.
Porto Allegre (Brasil), May 09 - 11, 2007, pp. 92-97.
- [B62] A. Tumeo, M. Monchiero, G. Palermo, Ferrandi F., D. Sciuto.
“A Pipelined Fast 2D-DCT Accelerator for FPGA-based SoCs”.
Proc. IEEE Computer Society Annual Symposium on VLSI.
Porto Allegre (Brasil), May 09 - 11, 2007, pp. 331-336.
- [B63] A. Tumeo, M. Monchiero, G. Palermo, Ferrandi F., D. Sciuto.
“An Internal Partial Dynamic Reconfiguration Implementation of the JPEG Encoder for Low-Cost FPGAs”.
Proc. IEEE Computer Society Annual Symposium on VLSI.
Porto Allegre (Brasil), May 09 - 11, 2007, pp. 449-450.

- [B64] Ferrandi F., P. L. Lanzi, G. Palermo, C. Pilato, D. Sciuto, and A. Tumeo.
“An Evolutionary Approach to Area-Time Optimization of FPGA designs”.
Proc. IEEE Int. Conf. SAMOS VI: Embedded Computer Systems: Architectures, MOdeling, and Simulation, Samos (Greece), July 16-19 2007, pp. 145-152.
- [B65] A. Tumeo, M. Branca, L. Camerini, M. Monchiero, G. Palermo, Ferrandi F., and D. Sciuto.
“An Interrupt Controller for FPGA-based Multiprocessors”.
Proc. IEEE Int. Conf. SAMOS VI: Embedded Computer Systems: Architectures, MOdeling, and Simulation. Samos (Greece), July 16-19 2007, pp. 82-87.
- [B66] Ferrandi F., L. Fossati, M. Lattuada, G. Palermo, D. Sciuto, A. Tumeo.
“Automatic parallelization of sequential specifications for symmetric MPSoCs”.
Proc. International Embedded Systems Symposium (IESS 2007)
May 30 - June 1, 2007, Irvine, CA, USA, pp. 179-192.
- [B67] A. Tumeo, M. Monchiero, G. Palermo, Ferrandi F., D. Sciuto.
“Self Reconfigurable Implementation of the JPEG Encoder”.
Proc. IEEE International Conference on Application-specific Systems, Architectures and Processors. Montréal (Québec), Canada, July 9-11, 2007 –pp. 24-29.
- [B68] C. Pilato, G. Palermo, A. Tumeo, Ferrandi F., P. L. Lanzi, D. Sciuto.
“Fitness Inheritance in Evolutionary and Multi-Objective High-Level Synthesis”.
Proc. IEEE CEC 2007 - Congress on Evolutionary Computation.
Singapore, Sept. 25-28 2007, pp. 3459-3466.
- [B69] F. Ferrandi, L. Fossati, M. Lattuada, G. Palermo, D. Sciuto, A. Tumeo
“Partitioning and Mapping for the hArtes European Project”
Workshop on Directions in FPGAs and Reconfigurable Systems: Design, Programming and Technologies for adaptive heterogeneous Systems-on-Chip and their European Dimensions, held during Design Automation and Test in Europe 2007 (DATE '07),
20 April 2007 Nice, France. pp. 47-52. (Invited Paper).
- [B70] A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi, D. Sciuto.
“A dual-priority real-time multiprocessor system on FPGA for automotive applications”,
Proc. IEEE DATE 2008 – Design, Automation and Test in Europe.
Monaco di Baviera (Germany). March 10-14 2008. pp. 1039-1045.
- [B71] Christian Pilato, Daniele Loiacono, Fabrizio Ferrandi, Pier Luca Lanzi, and Donatella Sciuto. “A multi-objective genetic algorithm for design space exploration in high-level synthesis”.
Proc. ISVLSI 2008 - IEEE Computer Society Annual Symposium on VLSI,
Montpellier, France, April 7-9 2008. pp. 417-422
- [B72] C. Pilato, D. Loiacono, Ferrandi F., P. L. Lanzi, D. Sciuto.
“High-level Synthesis with Multi-objective Genetic Algorithm: a Comparative Encoding Analysis”,
Proc. IEEE CEC 2008 – Congress on Evolutionary Computation,
Hong Kong (China), June 1-6, 2008, pp. 3333-3340.
- [B73] A. Tumeo , M. Monchiero, G. Palermo, F. Ferrandi and D. Sciuto. "Lightweight DMA Management Mechanisms for Multiprocessors on FPGA.",
Proc. IEEE ASAP'08 - 19th International Conference on Application-specific Systems, Architectures and Processors.
Leuven, Belgium July 2-4 2008, pp. 281-286.
- [B74] Antonino Tumeo, Christian Pilato, Fabrizio Ferrandi, Donatella Sciuto, Pier Luca Lanzi, “Ant Colony Optimization for Mapping and Scheduling in Heterogeneous Multiprocessor Systems”,
Proc. IEEE Int. Conf. SAMOS VII: Embedded Computer Systems: Architectures, MOdeling, and Simulation, Samos, Greece, July 21-24 2008, pp. 142-149.
- [B75] Muhammad Rashid, Fabrizio Ferrandi, Koen Bertels, “hArtes design flow for heterogeneous platforms”,
Proc. IEEE 10th International Symposium on Quality of Electronic Design (ISQED 2009),
16-18 March 2009, San Jose, CA, USA, pp. 330-338.

- [B76] A. Tumeo, C. PILATO, G. Palermo, F. Ferrandi, D. Sciuto, "HW/SW methodologies for synchronization in FPGA multiprocessors", in Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays (FPGA 2009), Monterey, CA, USA, February 22-24, 2009, pp. 265-268.
- [B77] M. Branca, L. Camerini, F. Ferrandi, P. L. Lanzi, C. PILATO, D. Sciuto, A. Tumeo, "Evolutionary algorithms for the mapping of pipelined applications onto heterogeneous embedded systems", in Proceedings of the 11th Genetic And Evolutionary Computation Conference (GECCO 2009), Montreal, Canada, July 8-12, 2009, pp. 1435-1442.
- [B78] F. Ferrandi, M. Lattuada, C. Pilato, A. Tumeo, "Performance Estimation for Task Graphs Combining Sequential Path Profiling and Control Dependence Regions", in Proceedings of ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2009), Cambridge, MA, USA, July 13-15, 2009, pp. 131-140.
- [B79] A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi, D. Sciuto, "Prototyping pipelined applications on a heterogeneous fpga multiprocessor virtual platform". In Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC '09), Yokohama, Japan, January 2009, pages 317-322.
- [B80] A. Tumeo, S. Borgio, D. Bosisio, M. Monchiero, G. Palermo, F. Ferrandi, D. Sciuto. "A multiprocessor self-reconfigurable jpeg2000 encoder". In Proceeding of 16th Reconfigurable Architectures Workshop (RAW 2009), Rome, Italy, May 23-29, 2009, pp. 1-8.
- [B81] F. Ferrandi, M. Lattuada, C. Pilato, A. Tumeo, "Performance Modeling of Parallel Applications on MPSoCs", in Proceedings of IEEE International Symposium on System-on-Chip 2009 (SOC 2009), Tampere, Finland, October 5th-7th, 2009. pp. 64- 68.
- [B82] M. Branca, L. Camerini, F. Ferrandi, P. L. Lanzi, C. Pilato, D. Sciuto, A. Tumeo, "Mapping pipelined applications onto heterogeneous embedded systems: a Bayesian Optimization Algorithm based approach", in Proceedings of ACM/IEEE International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS 2009), Grenoble, France, October 11th-16th, 2009. Pp. 443-452.
- [B83] Tumeo A., Regazzoni F., Palermo G., Ferrandi F., Sciuto D. A reconfigurable multiprocessor architecture for a reliable face recognition implementation. In: -. DATE '10 Proceedings of the Conference on Design, Automation and Test in Europe . Dresden, GERMANY, 8-12 March 2010, p. 319-322, 2010.
- [B84] M. Lattuada, F. Ferrandi. Fine grain analysis of simulators accuracy for calibrating performance models. In: Rapid System Prototyping (RSP), 2010 21st IEEE International Symposium on. p. 1-7, Fairfax, VA, USA, 2010.
- [B85] M. Lattuada, F. Ferrandi. Combining Target-independent Analysis with Dynamic Profiling to Build the Performance Model of a DSP. In: Computer and Information Technology (CIT), 2010 IEEE 10th International Conference on. p. 1895-1901, ISBN: 9781424475476, Bradford, United Kingdom. 2010.
- [B86] C. Pilato, F. Ferrandi, D. Pandini. A Fast Heuristic for Extending Standard Cell Libraries with Regular Macro Cells. In: IEEE Computer Society Annual Symposium on VLSI, 2010, ISVLSI 2010. p. 23-28, Lixouri, Kefalonia, Greece, 2010.
- [B87] M. Lattuada, F. Ferrandi. Performance modeling of embedded applications with zero architectural knowledge. In: CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis. p. 277-286, New York, NY, USA:ACM, Scottsdale, AZ, USA, 2010.
- [B88] Marco Ceriani, Fabrizio Ferrandi, Pier Luca Lanzi, Donatella Sciuto, Antonino Tumeo (2010). Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation. In: Proceedings of the 12th annual conference on Genetic and evolutionary computation - GECCO '10. p. 1267-1274, 2010.
- [B89] Ferrandi F., Pilato C., Sciuto D., Tumeo A. Mapping and scheduling of parallel C applications with Ant Colony Optimization onto heterogeneous reconfigurable MPSoCs. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC 2010). p. 799-804, Taipei International Convention Center, Taipei, Taiwan, 2010.

- [B90] S. Cecchi, A. Primavera, F. Piazza, F. Bettarelli, E. Ciavattini, R. Toppi, J.G.F. Coutinho, W. Luk, C. Pilato, F. Ferrandi, V. M. Sima, K. Bertels. The hArtes CarLab: A New Approach to Advanced Algorithms Development for Automotive Audio. In: Proceedings of 129th Audio Engineering Society Convention (AES). p. 1-12, San Francisco, CA, USA, 2010.
- [B91] Lattanzi A, Ciavattini E., Cecchi S., Romoli L., Ferrandi F.. Real-time implementation of wave field synthesis on Nu-Tech framework using CUDA technology. In: 128th Audio Engineering Society Convention 2010. p. 512-521, London, 2010.
- [B92] M. Elhoj, A. Reis, R. Ribas, F. Ferrandi, C. Pilato, F. Moll, M. Miranda, P. Dobrovolny, N. Woolaway, A. Grasset, P. Bonnot, G. Desoli, D. Pandini (2011). SYNAPTIC Project: Regularity Applied to Enhance Manufacturability and Yield at Several Abstraction Levels. In: -. ERDIAP 2011 - Workshop on Exploiting Regularity in the Design of IPs, Architectures and Platforms. Como, Italy, p. 189-192, 2011.
- [B93] C. Pilato, F. Ferrandi, D. Pandini. Evaluating Static CMOS Complex Cells in Technology Mapping. In: -. ERDIAP 2011 - Workshop on Exploiting Regularity in the Design of IPs, Architectures and Platforms. Como, Italy, 2011.
- [B94] Pilato, Christian, Ferrandi, Fabrizio, Sciuto, Donatella. A design methodology to implement memory accesses in High-Level Synthesis. In: 2011 Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). p. 49-58, Taipei, Taiwan, 2011.
- [B95] C. Pilato, V.G. Castellana, S. Lovergine, F. Ferrandi. A Runtime Adaptive Controller for Supporting Hardware Components with Variable Latency. In: Proc. of 2011 NASA/ESA Conference on Adaptive Hardware and Systems. p. 153-160, San Diego, CA, USA, 2011.
- [B96] C. Pilato, F. Ferrandi, D. Pandini. A Design Methodology for the Automatic Sizing of Standard-Cell Libraries. In: Proc. ACM Great Lakes Symposium on VLSI. p. 151-156, Lausanne, CH, 2011.
- [B97] M. Lattuada, F. Ferrandi. Performance estimation of embedded software with confidence levels. In: 17th Asia and South Pacific Design Automation Conference, ASP-DAC. p. 573-578, Sydney, NSW, 2012.
- [B98] S. Lovergine, F. Ferrandi. Instructions activating conditions for hardware-based auto-scheduling. In: Proceedings of the 9th conference on Computing Frontiers - CF '12. p. 253-256, Cagliari - Italia, 2012.
- [B99] Lovergine Silvia, Tumeo Antonino, Villa Oreste, Ferrandi Fabrizio. YAPPA: A compiler-based parallelization framework for irregular applications on MPSoCs. In: Proceedings of the 2013 International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, RSP 2013. p. 123-129, IEEE Computer Society, Montreal, QC, can, 2013.
- [B100] Vito Giovanni Castellana, Fabrizio Ferrandi. Scheduling independent liveness analysis for register binding in high level synthesis. In: Proceedings DATE 2013. p. 1571-1574, Grenoble, France, March 18-22, 2013.
- [B101] Marco Lattuada, Fabrizio Ferrandi. Modeling pipelined application with Synchronous Data Flow graphs. In: Proceedings ICSAMOS. p. 49-55, Agios Konstantinos, Samos Island, Greece, July 15-18, 2013.
- [B102] Silvia Lovergine, Fabrizio Ferrandi. Harnessing Adaptivity Analysis for the Automatic Design of Efficient Embedded and HPC Systems. In: Proceedings IPDPS 2013. p. 2298-2301, Cambridge, MA, USA, 2013.
- [B103] Silvia Lovergine, Fabrizio Ferrandi. Dynamic AC-scheduling for hardware cores with unknown and uncertain information. In: Proceedings ICCD 2013. p. 475-478, Asheville, NC, USA, October 6-9, 2013.
- [B104] C. Pilato, F. Ferrandi. Bambu: A Modular Framework for the High Level Synthesis of Memory-Intensive Applications. In: Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL). p. 1-4, Porto, Portugal, 2013.
- [B105] Vito Giovanni Castellana, Fabrizio Ferrandi. Applications Acceleration through Adaptive Hardware Components. In: Proceedings IPDPSW 2013. p. 2274-2277, Cambridge, MA, USA, 2013.
- [B106] F. Ferrandi, P.L. Lanzi, C. Pilato, D. Sciuto, A. Tumeo. Ant Colony Optimization for Mapping, Scheduling and Placing in Reconfigurable Systems. In: Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2013). p. 47-54, Torino, Italy, 2013.

- [B107] Vito Giovanni Castellana, Fabrizio Ferrandi. An automated flow for the High Level Synthesis of coarse grained parallel applications. In: 2013 International Conference on Field-Programmable Technology (FPT). p. 294-301, Kyoto, Japan, December 9-11, 2013.
- [B108] Vito Giovanni Castellana, Antonino Tumeo, Fabrizio Ferrandi. An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. p. 1-4, Dresden, 24-28 March 2014.
- [B109] Fezzardi Pietro, Castellana Michele, Ferrandi Fabrizio. Trace-based automated logical debugging for high-level synthesis generated circuits. In: 33rd {IEEE} International Conference on Computer Design, {ICCD} 2015, p. 251-258, New York City, NY, USA, October 18-21, 2015.
- [B110] Minutoli Marco, Castellana Vito Giovanni, Tumeo Antonino, Ferrandi Fabrizio. Inter-procedural resource sharing in High Level Synthesis through function proxies. In: Field Programmable Logic and Applications (FPL), 2015 25th International Conference on. p. 1-8, Londra, 2015.
- [B111] Castellana Vito Giovanni, Minutoli Marco, Morari Alessandro, Tumeo Antonino, Lattuada Marco, Ferrandi Fabrizio. High level synthesis of RDF queries for graph analytics. In: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, ICCAD. p. 323-330, PISCATAWAY, NJ:IEEE PRESS, Austin, TX, USA, 2015.
- [B112] Minutoli Marco, Castellana Vito Giovanni, Tumeo Antonino, Ferrandi Fabrizio. Function Proxies for Improved Resource Sharing in High Level Synthesis. In: Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on. p. 100, Vancouver, British Columbia, 2015.
- [B113] Lattuada Marco, Ferrandi Fabrizio. Exploiting Outer Loops Vectorization in High Level Synthesis. In: Architecture of Computing Systems – ARCS 2015. p. 31-42, Springer International Publishing, Porto, Portugal, 2015.
- [B114] Lattuada Marco, Ferrandi Fabrizio. Code transformations based on speculative SDC scheduling. In: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, ICCAD. p. 71-77, IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA, Austin, TX, USA, 2015.
- [B115] Minutoli, Marco, CASTELLANA, VITO GIOVANNI, TUMEO, ANTONINO, LATTUADA, MARCO, FERRANDI, FABRIZIO. Enabling the high level synthesis of data analytics accelerators. In: CODES '16 Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. p. 1-3, ACM, Pittsburgh, PA, USA, October 2-7, 2016.
- [B116] Minutoli Marco, Castellana Vito Giovanni, Tumeo Antonino, Lattuada Marco, Ferrandi Fabrizio. Efficient synthesis of graph methods: a dynamically scheduled architecture. In: ICCAD '16 Proceedings of the 35th International Conference on Computer-Aided Design. p. 1-8, New York:ACM, Austin, Texas, USA, 2016.
- [B117] Lattuada Marco, Ferrandi Fabrizio, Perrotin Maxime. Computer Assisted Design and Integration of FPGA Accelerators in Aerospace Systems. In: Proceedings of IEEE Aerospace Conference 2016. p. 1-11, Big Sky, MT, USA, 05 Mar - 12 Mar 2016.
- [B118] Fezzardi Pietro, Ferrandi Fabrizio. Automated bug detection for pointers and memory accesses in High-Level Synthesis compilers. In: International Conference on Field Programmable Logic and Applications. p. 1-9, Lausanne, Switzerland, 2016.
- [B119] Minutoli, M., Castellana, V.G., Tumeo, A., Lattuada, M., Ferrandi, F., A dynamically scheduled architecture for the synthesis of graph methods, IEEE Hot Chips 28 Symposium, HCS 2016, art. no. 7936228, 2016.
- [B120] Castellana, V.G., Lattuada, M., Minutoli, M., Fezzardi, P., Tumeo, A., Ferrandi, F., Software defined architectures for data analytics, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 711-718, 2019

BOOK CHAPTERS PUBLICATIONS

- [C1] M.Bombana, F.FERRANDI,
“Design Methodology for Complex VLSI Devices”,
“*Practical Formal Methods for Hardware Design*”,
C.D. Kloos, W. Damm (Eds), Berlin: Springer-Verlag 1997, ISBN 3-540-62007-9, pp. 7-22. .
- [C2] M.Bombana, P.Cavalloro, F.FERRANDI, F.Salice,
“Italtel application of the FORMAT Design Flow”,
“*Practical Formal Methods for Hardware Design*”,
C.D. Kloos, W. Damm (Eds), Berlin: Springer-Verlag 1997, ISBN 3-540-62007-9, pp. 132-158.
- [C3] D.Corvino, I.Epicoco, F.FERRANDI, F.Fummi, D.Sciuto,
“Automatic VHDL Restructuring for RTL Synthesis Optimization and Testability Improvement”,
“*Electronic Chips & Systems Design Languages*”,
Jean P. Mermet (Eds), Kluwer Academic Publishers, Boston, ISBN 0-7923-7311-1, March 2001.
- [C4] F. Ferrandi, A. Fin, F. Fummi, D. Sciuto,
“Functional test generation”.
In Drechsler, N. Drechsler Evolutionary algorithms for embedded system design.
Kluwer Academic Publishers, Boston Hardbound, November 2002 ISBN: 1-4020-7276-7.
- [C5] A. Donato, F. Ferrandi, M. Redaelli, M. D. Santambrogio, D. Sciuto.
“Caronte: A methodology for the Implementation of Partially dynamically Self-Reconfiguring Systems on FPGA Platforms”.
In: R. REIS, M. RENAUDIN, L. FESQUET, F. G. MORAES. Vlsi-Soc: From Systems To Silicon.
(vol. 240/2007, pp. 87-109). ISBN: 978-0-387-73660-0. BOSTON: Springer.
- [C6] Pilato Christian, Loiacono Daniele, Tumeo Antonino, Ferrandi Fabrizio, Lanzi Pier Luca, Sciuto Donatella.
Speeding-Up Expensive Evaluations in High-Level Synthesis Using Solution Modeling and Fitness Inheritance.
In: (a cura di): Tenne Yoeland Goh Chi-Keong, Computational Intelligence in Expensive Optimization Problems. p. 701-723, Springer Berlin Heidelberg, 2010.
- [C7] Georgi Kuzmanov, Vlad Mihai Sima, Koen Bertels, José Gabriel F. Coutinho, Wayne Luk, Giacomo Marchiori, Raffaele Tripiccion, Fabrizio Ferrandi. hArtes: Holistic Approach to Reconfigurable Real-Time Embedded Systems/Reconfigurable Computing. In: João M. P. Cardoso Michael Hübner. (a cura di): Cardoso JMP;Hubner M, Reconfigurable Computing. p. 91-115, New York:-New York, NY: Plenum -SPRINGER, 233 SPRING STREET, NEW YORK, USA, NY, 10013, 2011.
- [C8] K. Bertels, A. Lattanzi, E. Ciavattini, F. Bettarelli, M.T. Chiaradia, R. Nutricato, A. Morea, A. Antola, F. Ferrandi, M. Lattuada, C. Pilato, D. Sciuto, R.J. Meeuws, Y. Yankova, V.M. Sima, K. Sigdel, Ed. Bertels K, Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain. p. 9-109, Springer, 2012.
- [C9] S. Cecchi, L. Palestrini, P. Peretti, A. Primavera, F. Piazza, F. Capman, S. Thabuteau, C. Levy, J.F. Bonastre, A. Lattanzi, E. Ciavattini, F. Bettarelli, R. Toppi, E. Capucci, F. Ferrandi, M. Lattuada, C. Pilato, D. Sciuto, W. Luk, J.G.F. Coutinho (2012). In Car Audio. In: Koen Bertels. (a cura di): Bertels K, Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain. p. 155-192, Springer, 2012.
- [C10] F. Bettarelli, E. Ciavattini, A. Lattanzi, G. Beltrame, F. Ferrandi, L. Fossati, C. Pilato, D. Sciuto, R.J. Meeuws, S.A. Ostadzadeh, Z. Nawaz, Y. Lu, T. Marconi, M. Sabeghi, V.M. Sima, K. Sigdel (2012). Extensions of the hArtes Tool Chain. In: Koen Bertels. (a cura di): Bertels K, Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain. p. 193-227, Springer, 2012.
- [C11] Tumeo, Antonino, Ceriani, M., Palermo, Gianluca, Minutoli, Marco, Castellana, Vito Giovanni, Ferrandi, Fabrizio. Real-time considerations for rugged embedded systems. Ed: Augusto Vega Pradip Bose Alper Buyuktosunoglu, Rugged Embedded Systems: Computing in Harsh Environments. p. 39-56, Elsevier Inc., 2016.
- [C12] Castellana, V.G., Tumeo, A., Minutoli, M., Lattuada, M., Ferrandi, F. Considerations on the use of custom accelerators for big data analytics, Big Data Management and Processing, pp. 279-296, CRC Press, 2017.

PHD THESIS

- [D1] F.Ferrandi,
“Metodologie di Supporto alla Progettazione di Sistemi Digitali Testabili”,
Ph.D. thesis, DEI, Politecnico di Milano, February. 1997.

GUEST EDITORIAL

- [E1] Fabrizio Ferrandi, Patrick Lysaght, Ryan Kastner. Guest Editorial Special Section on Embedded Reconfigurable Computing Systems. IEEE Embedded Systems Letters, vol. 3, p. 75-76, 2011.