logo-polimi
Loading...
Degree programme
Programme Structure
Show/Search Programme
Degree Programme
International context
Customized Schedule
Your customized time schedule has been disabled
Enable
Search
Search a Professor
Professor's activities
Search a Course
Search a Course (system prior D.M. n. 509)
Search Lessons taught in English
Information on didactic, research and institutional assignments on this page are certified by the University; more information, prepared by the professor, are available on the personal web page and in the curriculum vitae indicated on this webpage.
Information on professor
ProfessorLevantino Salvatore
QualificationFull professor full time
Belonging DepartmentDipartimento di Elettronica, Informazione e Bioingegneria
Scientific-Disciplinary SectorING-INF/01 - Electronic Engineering
Curriculum VitaeDownload CV (317.24Kb - 25/10/2019)
OrcIDhttps://orcid.org/0000-0003-0895-1700

Contacts
Professor's office hours
DepartmentFloorOfficeDayTimetableTelephoneFaxNotes
DEIB - edificio 22--7TuesdayFrom 14:00
To 15:00
0223993731--Please take an appointment
E-mailsalvatore.levantino@polimi.it
Professor's personal websitehttp://home.deib.polimi.it/levantin

Data source: RE.PUBLIC@POLIMI - Research Publications at Politecnico di Milano

List of publications and reserach products for the year 2020 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Contributions on scientific books
Bang-bang digital PLLs for wireless systems (Show >>)
Chirp Generators for Millimeter-Wave FMCW Radars (Show >>)
Conference proceedings
A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated Jitter (Show >>)
A 66fsrmsJitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking (Show >>)
Journal Articles
A 250Mb/s Direct Phase Modulator with -42.4dB EVM Based on a 14GHz Digital PLL (Show >>)
Jitter Minimization in Digital PLLs with Mid-Rise TDCs (Show >>)


List of publications and reserach products for the year 2019 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Patents
RADAR SIGNAL MODULATOR WITH BANDWIDTH COMPENSATION AND FREQUENCY OFFSET SEQUENCE (Show >>)
Conference proceedings
16.7 A 30GHz Digital Sub-Sampling Fractional-N PLL with 198fs rms Jitter in 65nm LP CMOS (Show >>)
A 1.6-to-3.0-GHz Fractional-N MDLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 397fs Jitter at 2.5-mW Power (Show >>)
Digitally-Intensive Fast Frequency Modulators for FMCW Radars in CMOS: (Invited Paper) (Show >>)
Journal Articles
A 1.6-to-3.0-GHz Fractional-N MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power (Show >>)
A 30-GHz Digital Sub-Sampling Fractional-N PLL With -238.6-dB Jitter-Power Figure of Merit in 65-nm LP CMOS (Show >>)
Time-Variant Modeling and Analysis of Multiplying Delay-Locked Loops (Show >>)


List of publications and reserach products for the year 2018 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Contributions on scientific books
Low Power RF Digital PLLs with Direct Carrier Modulation (Show >>)
Conference proceedings
A 15.6-18.2 GHz digital bang-bang PLL with -63dBc in-band fractional spur (Show >>)
A 23GHz low-phase-noise digital bang-bang PLL for fast triangular and saw-tooth chirp modulation (Show >>)
A Low-Power and Wide-Locking-Range Injection-Locked Frequency Divider by Three with Dual-Injection Divide-by-Two Technique (Show >>)
A Novel LMS-Based Calibration Scheme for Fractional-N Digital PLLs (Show >>)
A Single-Inductor Two-Step-Mixing Injection-Locked Frequency Divider by Four with Concurrent Tail-Injection (Show >>)
A low-phase-noise digital bang-bang PLL with fast lock over a wide lock range (Show >>)
Adaptive Digital Pre-Emphasis for PLL-Based FMCW Modulators (Show >>)
Digital phase-locked loops (Show >>)
Digitally-Assisted Frequency Synthesizers for Fast Chirp Generation in mm-Wave radars (Show >>)
Impact of CMOS Scaling on Switched-Capacitor Power Amplifiers (Show >>)
Journal Articles
A 23-GHz Low-Phase-Noise Digital Bang-Bang PLL for Fast Triangular and Sawtooth Chirp Modulation (Show >>)
A Background Calibration Technique to Control the Bandwidth of Digital PLLs (Show >>)
A Novel Single-Inductor Injection-Locked Frequency Divider by Three With Dual-Injection Secondary Locking (Show >>)
Variation-aware Modeling of Integrated Capacitors based on Floating Random Walk Extraction (Show >>)


List of publications and reserach products for the year 2017 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Patents
Digital frequency synthesizer with robust injection locked divider (Show >>)
Conference proceedings
A novel segmentation scheme for DTC-based ΔΣ fractional-N PLL (Show >>)
Analysis of millimeter-wave digital frequency modulators for ubiquitous sensors and radars (Show >>)
Journal Articles
Efficient Behavioral Simulation of Charge-Pump Phase-Locked Loops (Show >>)
PLL-Based Wideband Frequency Modulator: Two-Point Injection Versus Pre-Emphasis Technique (Show >>)
Power-jitter trade-off analysis in digital-to-time converters (Show >>)


List of publications and reserach products for the year 2016 (Show all details | Hide all details)
Type Title of the Publicaiton/Product
Conference proceedings
Analysis of adaptive pre-distortion in DTC-based digital fractional-N PLLs (Show >>)
Analysis of fractional-n bang-bang digital PLLs using phase switching technique (Show >>)
Analysis of power efficiency in high-performance class-B oscillators (Show >>)
Bang-Bang Digital PLLs (Show >>)
Wideband chirp generation techniques in digital phase-locked loops (Show >>)
Journal Articles
Introduction to the Special Section on the 2015 Radio Frequency Integrated Circuits Symposium (Show >>)
manifesti v. 3.3.7 / 3.3.7
Area Servizi ICT
15/07/2020